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A comparison of the interfacial charges present in the high-k stacked gate dielectrics 
for Zr-doped HfOx and undoped HfOx samples with titanium nitride (TiN) metal 
gate electrode is reported here. The metal gate work function value (4.31 eV) for TiN 
gate electrode was extracted from the TiN/SiO2 /p-Si capacitor. The calculated charge 
densities in both doped and undoped films are of the order of 1012 cm – 2. The 
interfacial charge present in the high-k/SiO2 interface is negative for ALD deposited 
pure HfO2 samples; where as the charges are positive for RF-sputter deposited pure 
HfO2 and Zr-doped HfOx samples. The existence of positive interface charges may be 
due to the fabrication process. 
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1. INTRODUCTION 
 
Fabrication of smaller and faster metal-oxide-semiconductor (MOS) field 
effect transistors and superior memory devices dictate the usage of new 
materials and chemical processes to make nano-electronics a reality. The 
high gate leakage current, doping penetration and gate depletion effect will 
limit the use of SiO2 (as gate dielectrics) and poly-Si (as gate electrodes) for 
sub-65 nm technology node. Alternative dielectric materials such as Si3N4, 
HfO2,  [1]  ZrO2, [2] their silicates and transition metal doped high-k 
dielectrics [3, 4] have been suggested as candidate materials. The 
amorphous-to-polycrystalline phase transition temperature of the film can be 
increased by adding a third element into the oxide, e.g. Zr doped in the 
HfOx, because of the polycrystalline high-k film degraded the device 
reliability due to the uneven distribution of grains in the channel region [3].  
Furthermore, the doped element can control the fast diffusion of oxygen 
vacancies in high-k films, which is mainly responsible for the formation of 
uncontrolled interfacial layer thickness, lower breakdown field and higher 
leakage current density [3-5]. There is no literature so far concerning the 
gate dielectrics with Zr4+ doped HfOx. It is well known that Zr and Hf are 
both 4-valence elements, so Zr doped HfOx would not exhibit any increase in 
oxygen voids in the film. 
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 In contrast to the high-k dielectric selection that is nearing consensus, 
the searching of metal gate electrode for CMOS is in its infancy. One of the 
requirements for the integration issues of a new metal gate electrode is the 
proper set of work function values. In the PMOS (NMOS) transistor, heavily 
p-type (n-type) doped poly-Si is used as gate electrode and the work function 
is  about  5.2  eV  (4.1  eV).  So,  the  substituting  metals  or  metal  compounds  
should have the work function, i.e. the gate fermi level for PMOS (NMOS) 
devices is 0.2 eV above (below) the band edge Ev (Ec), in order to reduce the 
transistor’s threshold voltage [6]. The metal gate work functions depend on 
bulk and surface material properties, crystalline orientation and the 
permittivity of the dielectric interfacing with the metal. The work function 
of a metal at a dielectric interface is different from its value in vacuum.  
This  may  be  explained  either  by  metal  induced  gap  states  (MIGS),  as  the  
interface provides the possibilities such as metal-insulator transition or by 
the formation of a dipole layer at the metal-dielectric interface [7]. Again 
the defects/charges present in the high-k gate dielectrics stack are different 
than the defects present in the conventional SiO2 gate dielectrics in SiO2/Si 
system. Moreover, the present of charges will lead to large shift in 
transistor threshold voltage. Columbic scattering from excess charge in the 
high–k film will most certainly cost degradation in channel carrier mobility 
to unacceptable levels. Therefore, an investigation of the impact of 
interfacial charges on the metal gate’s work function with doped high-k 
dielectric stack is technically important and timely. 
 
 
 
Fig. 1 – The high-k gate dielectric consists of the stacked structure and the charges 
are situated at 1) upper interface, i.e. between the gate electrode and high-k gate 
dielectrics,  2)  bulk  high-k  layer,  3)  interface  between  the  high-k  and  SiO2-rich 
dielectrics,  4)  bulk  SiO2 dielectrics layer, and 5) between the SiO2 and substrate 
interface. The EOThk and EOTIL are the equivalent oxide thicknesses for High-k and 
SiO2 layer, respectively 
 
Fig. 1 shows a schematic diagram of MOS structure with stacked gate 
dielectrics (detail descriptions are given in the figure caption). Ubulk hk and 
Ubulk IL are the bulk oxide charges per unit volume in the bulk of high-k and 
SiO2 layer, respectively. Similarly, Qint hk and  Qint IL are the fixed sheet 
charge (charge/area) at the high-k and SiO2 interface and SiO2 and Si 
(substrate) interface. The location of different bulk and interfacial charges, 
e.g. Ubulk hk, Ubulk IL, Qint hk, and Qint IL, are shown in the Fig. 1. 
 In  this  paper,  authors  have  reported  the  work  function  for  TiN  metal  
nitride gate electrodes with the conventional SiO2 gate dielectrics, 
comparison of the different interface charges located in the HfO2 and Zr-
doped HfOx gate dielectric stacks with TiN gate electrodes. 
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Fig. 2 – Flat band voltage versus EOT for extraction of metal gate work function 
using TiN/SiO2/p-Si MOS capacitor structure. 
 
2. EXPERIMENTAL 
 
Extraction of the proper work function requires minimization of charges in 
the oxide, which could vary from wafer to wafer when oxidized to different 
thicknesses. To avoid such issue, wafer with thick oxide can be partially wet 
etched in a solution of buffered HF in steps across the wafer in order to 
achieve the multiple oxide thicknesses (for example 2, 4, 6 nm). The variable 
thermally grown SiO2 thicknesses on p-type Si substrate (terraced oxide) and 
the fixed HfO2 film thickness using atomic layer deposition (ALD) on the 
terraced oxide were provided by Sematech [8]. The Zr doped HfO2 films were 
deposited by magnetron reactive RF co-sputtering technique using Zr (24 W) 
and Hf (60 W) metal targets in Ar/O2 ambient for 20 sec on the terraced 
oxide substrate. Process parameters such as the reaction time, gas flow rate, 
and sputtering power were investigated under various conditions to stabilize 
and optimize process conditions. The post deposition annealing (PDA) was 
performed for every sample with 700oC in N2 ambient for 10s using a high 
temperature substrate heater. TiN metal nitride gates were deposited on the 
dielectrics by magnetron reactive RF sputtering system in a mixture of Ar 
and N2 (50:1) at 5 mTorr for 25 minutes. Post metal annealing (PMA) was 
done at 425 qC  in  forming  gas  (pressure  10  Torr)  for  10  mins.  For  
comparison, the undoped HfO2 films were deposited by magnetron reactive 
RF sputtering technique on the terraced oxide substrate (20 sec, O2/Ar 
mixtures, pressure 5 mTorr). The gate electrode area was defined by 
photolithography  and  etched  with  a  mixture  of  NH4OH,  H2O2 and  H2O 
(5:1:1). For a good ohmic contact of the MOS capacitor, aluminum (Al) film 
was deposited (using DC Sputter technique) on the backside of the Si after 
removal of native oxide with HF solution. The capacitance-voltage (C-V) of 
the MOS capacitor was measured at high frequency (100 kHz) using Agilent 
4284A precision LCR meter. The flat-band voltage (VFB) and the equivalent 
oxide thickness (EOT) of the MOS capacitor were calculated by fitting the 
high-frequency C-V measurements using a C-V simulation program, 
developed by NCSU [9]. 
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3. RESULTS AND DISCUSSION 
 
The metal-semiconductor work function difference, Ims, can be estimated 
using the following equation for TiN metal gate electrodes with different 
SiO2 gate dielectrics thicknesses, 
 
 
20
 ox
FB ms ms
i SiO
Q Q d
V
C
M M H H     (1) 
 
Here, the Q represents the equivalent oxide charge per unit area present in 
the dielectrics. Ci is the oxide capacitance/area, HSiO2 is the dielectric 
constant of SiO2 (~ 3.9), H0 is the permittivity of the free space (8.8510 – 12 
F/m) and dox is the SiO2 thickness. 
 Fig. 2 shows a VFB versus  SiO2 thickness  plot  for  TiN/SiO2/p-Si MOS 
structure.  The experimental  data points  of  Fig.  2 are  fit  to  a  straight line  
using “least square fit”. The intercept of the straight line is the value of Mms 
for  TiN  metal  gate  electrode.  To  obtain  the  TiN  work  function  (Mm), the 
following equation was used 
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where F is the Si electron affinity (4.05 eV), Eg is  the  band  gap  of  the  Si  
(1.12 eV), ni is the intrinsic carrier concentration in Si and Na is the channel 
doping levels (~ 1018 cm – 3). In this study, the Mm for TiN metal gate electrode 
is found to be 4.31, which is consistent with the reference [10]. 
 However, the values of Mm for TiN increase with increasing of the N2 
partial pressure during deposition process. To achieve higher Mm value, the 
diffusion of N2 towards the dielectric/electrode interface is necessary as it is 
produced in a more stoichiometric TiN metal gate electrode [10]. 
 When characterizing high-k gate stacks, it is important to be aware of 
the charges in the different interfaces and layers that the stack comprises. 
The dielectric layers in the high-k gate stacks consist of the bi-layer 
structure, as shown in Fig. 1. Different types of charges are located at the 
different dielectric layer as well as interface. 
 The fundamental equation that relates the VFB to the gate dielectric 
charge distribution per volume, U(x), Mms and  EOT  of  the  MOS  stack  
structure, can be expressed as, 
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Considering the bi-layer stack structure [11], the equation (3) can be 
rewritten as,  
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If EOThk is fixed and the total EOT (EOT   EOThk + EOTIL) is varied only by 
changing EOTIL,one can get the expression for VFB with  EOT  as  a  
polynomial of order two [11]. 
 
 
Fig. 3 – Plot of EOT versus the interface layer physical thickness to determine the 
physical thickness of high-k layer for different stack layer 
 
Based on recent reports [11-13], the bulk charge in both layers is usually 
much less than the interface charge (i.e. Ubulk hk.EOThk << Qint hk). 
Therefore, the equation 4 can be simplified and VFB can be expressed in 
terms of EOT, 
 
 
2 2
int int
SiO SiO
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To  find  the  values  of  Qint IL and Qint hk charges present in the different 
location of the stacked dielectrics (as shown in Fig. 1), the Mms and EOThk 
can be extracted properly. According to equation (1), the Y-axis interception 
in the VFB-SiO2 thickness plot represents Mms, while according to equation 
(5); the Y-axis interception in the VFB-EOT plot represents the Mms plus the 
effect of the HfO2/SiO2 interface charges. We have calculated the Mmsvalues 
using the TiN/SiO2/p-Si MOS capacitor system and the equation (1), as there 
is no interfacial layer. However to calculate EOThk, we can use the following 
equation, 
 
 2 2SiO SiOEOT IL hk
IL hk
d d
H H
H H   (6) 
 
where the first term is the contribution of EOT for SiO2 rich dielectric layer 
and second term is the EOT for high-k dielectric layer. The HIL, Hhk, dIL and 
dhk are the dielectric constant of interfacial layer, high-k layer, the physical 
thickness of the interfacial layer and the physical thickness of the high-k 
layer, respectively. We have considered the HIL is the dielectric constant of 
SiO2 rich layer and we have used the fixed Zr-doped HfOx and undoped HfOx 
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film on terraced oxide samples. The EOThk value for doped and undoped 
films can be calculated from the intercept on the EOT axis when EOT is 
plotted against the SiO2 thicknesses, as shown Fig. 3. 
 
 
 
Fig. 4 – Plot  of  flat  band  voltage  versus  EOT  (by  changing  the  Interfacial  layer  
thickness) for determination of the different charges located at different interfaces 
using ALD and RF-sputter deposited HfO2, and RF-sputter deposited Zr doped HfOx 
with TiN gate electrode MOS capacitor structure 
 
After knowing the values of Mms (from equation 1) and EOThk (from equation 
6),  one  can  extract  the  values  of  Qint hk and Qint IL using equation 5 for 
stacked MOS capacitor with undoped HfO2 and Zr-doped HfO2 (shown  in  
Table 1) films. 
 From Fig. 2, it is observed that the VFB has shifted toward the positive 
direction as the SiO2 thickness increases supports that the negative Q is 
primarily located in the SiO2 near to the Si/SiO2 interface. The positive drift 
of  VFB with increasing SiO2 thickness was caused by negative electric 
centers. The probable causes to form the negative electric centers are the 
trapping of electrons by the unsaturated bonds, e.g. Si-O in the SiOx film 
and absorbed impurities (i.e. Na+, K+) [14]. The SiO44– tetrahedral network 
is the basic structure of Si02 film despite whether it is crystalline or 
amorphous. There are always unsaturated bonds of oxygen in the surface 
layer and interfacial layer of SiO2/SiO2. Thermal treatment causes 
continuous oxygen diffusion from the surface to the SiO2/SiO2 interface. 
Hence, rich oxygen anions accumulate in these surface and interfacial layer, 
forming negative electric centers. From Table 1, it is seen that as long as 
the high-k film has an inserted thermal SiO2 interface, the interfacial 
charges near SiOx/Si interface are negative, same as TiN/SiO2/Si system 
independent of the high-k film’s deposition method or its doping level.  
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Table 1 – Comparison of different charges located in the high-k/SiO2 interface 
and Si/SiO2 interface for different gate dielectrics are tabulated here 
 
 
with EOT for ALD deposited undoped HfO2 on SiO2/Si samples compared to 
the  other  samples,  e.g.  thermally  grown  SiO2 on Si samples, and sputter 
deposited Zr-doped and undoped HfO2 gate dielectrics on SiO2/Si samples. 
This can be explained as the formation of more negative interfacial charges 
in the high-k/SiO2 interface for ALD deposited samples. However, the 
higher slope value is observed for sputter deposited undoped HfO2 samples 
(in Fig. 4), which signifies that more positive Qint hk are present compared to 
Zr doped HfOx samples also shown in Table1. The existence of positive Qint 
hk can be explained considering the gate sputtering process. The sputtering 
process  can  cause  two  kinds  of  damages:  the  surface  damage  and  bulk  
damage [15]. The surface damage is mainly caused by the ion bombardment. 
The plasma radiation is responsible for bulk damage of the dielectrics. The 
plasma radiation, for example, UV and the high energy photons could create 
traps in the gate dielectrics or at the interface. These damages may generate 
lots of positive interface charges near the high-k/SiOx interface. Recently, 
Tewg et al. has also reported the existence of positive charge defects in Zr 
doped TaOx dielectric films [16]. The high negative charge values of Qint hk 
for ALD deposited undoped HfO2 samples agree with the literature reports 
[13, 17]. Again from Table 1, it is seen that the interface charges present in 
both high-k/SiOx and SiOx/Si interface are less due to insertion of the Zr 
atoms in HfOx gate dielectrics which is due to the reduction of dangling or 
unsaturated bonds of excess oxygen in HfOx [5]. 
  
4. CONCLUSIONS 
 
We have found out the metal gate work function value (4.31 eV) for TiN 
gate electrode using the TiN/SiO2/p-Si capacitor structure. The different 
types of charges present in the gate dielectrics are reported here. The 
polarity of interfacial charges at the Si/SiO2 interface is the same for SiO2, 
ALD and RF sputter deposited undoped HfO2 and also RF sputter Zr doped 
HfOx samples. The increasing slope of the VFB versus  EOT plot  (in  Fig.  2  
and 4) indicate the shifting from negative to positive charge quantities 
present at the high-k/SiO2 interface. The influence of Zr doping in HfOx 
gate dielectrics on the interfacial charge defects found the suitability of the 
doping element in HfOx dielectrics for future CMOS generation. 
 
This research was partially supported by NSF project DMI-0300032 and 
SEMATECH project 309366. 
Sample 
Qint hk 
(cm – 2) 
Qint IL 
(cm – 2) 
TiN//SiO2/p-Si ---  5.24·1012 
TiN/ALD deposited HfO2/SiO2/p-
Si  5.71·10
13  9.92·1011 
TiN/RF-Sputter deposited Zr-
doped HfO2/SiO2/p-Si 
4.6·1013  9.38·1012 
TiN/RF-Sputter deposited 
HfO2/SiO2/p-Si 
4.7·1013  1.29·1013 
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